Abstract-Using a masked hydrogen plasma treatment to spatially control the crystallization of amorphous silicon to polycrystalline silicon in desired areas, amorphous and polycrystalline silicon thin-film transistors (TFTs) with good performance have been integrated in a single film of silicon without laser processing. Both transistors are top gate and shared all process steps. The polycrystalline silicon transistors have an electron mobility in the linear regime of 15 cm 2 /Vs, the amorphous silicon transistors have a linear mobility of 0.7 cm 2 /Vs and both have an ON/OFF current ratios of 10 5 . Rehydrogenation of amorphous silicon after the 600 C crystallization anneal using another hydrogen plasma is the critical process step for the amorphous silicon transistor performance. The rehydrogenation power, time, and reactor history are the crucial details that are discussed in this paper.
I. INTRODUCTION
F OR large area electronics, there has been considerable interest to integrate both amorphous silicon ( -Si : H) thin-film transistors (TFTs), for low leakage in the OFF state, and polycrystalline silicon (poly-Si, polysilicon) TFTs, for high drive currents, on the same substrate. This might be done to integrate polysilicon drivers in flat panel displays using -Si : H TFTs in pixels. This paper describes the use of selective crystallization using hydrogen plasma treatment of -Si : H to achieve this aim. Exposure of -Si : H to atomic hydrogen can reduce its crystallization time [1] - [4] . Specifically, we reported earlier that a room temperature hydrogen plasma exposure in a parallel plate diode type reactive ion etcher (RIE) reduces the crystallization time of -Si : H by a factor of 5 compared to the untreated film [1] . This plasma-enhanced crystallization can also be spatially controlled by masking with patterned silicon oxide or silicon nitride, so that both amorphous and polycrystalline areas can be realized simultaneously at desired locations [1] , [5] .
Integration of -Si : H and poly-Si TFTs is traditionally difficult for three reasons. First, the conventional -Si : H TFT fabrication process is a low-temperature process ( 350 C) [6] , while the poly-Si TFT fabrication requires a 500-600 C crystallization anneal to form the polycrystalline layer, if no laser processing is involved. Second, one would like to deposit only a single Si layer instead of two ( -Si : H and poly-Si) to save cost. Third, the structure and fabrication sequence of -Si : H TFTs and poly-Si TFTs are quite different (e.g., bottom gate versus top gate process), so that few process steps can be shared.
Various techniques have been tried to integrate -Si : H and poly-Si TFTs on the same substrate. One method is excimer laser annealing to crystallize the chemical vapor deposited (CVD) deposited a-Si selectively and fabricate bottom gate transistors in both the amorphous and polycrystalline regions [7] - [9] . Another method uses crystallization of a thin (20 nm) -Si : H layer deposited by plasma-enhanced CVD (PECVD) using Ar and XeCl (300 mJ/cm ), and subsequent deposition of a thick (200 nm) -Si : H layer and patterning the -Si : H to realize staggered layers of poly-Si and -Si : H. Top gate TFTs were then fabricated in the two regions [10] . Both of these methods involve laser processing, which has relatively low throughput and also can lead to variable film quality due to variations in laser beam power and width. Also, the latter method involves fabrication of TFTs in staggered layers, i.e., the transistors are not in a single silicon layer.
In this paper, a method is presented for integrating -Si : H and poly-Si transistors together starting with a single Si layer. The approach shares all fabrication steps between the two transistors, except for the one initial step, which defines the regions to be selectively crystallized. The fabrication involves no laser processing. The work is based on our earlier work on the crystallization of amorphous silicon in selected areas to crystallize silicon using a patterned hydrogen plasma exposure [1] , [2] . In this process, we have two key steps: 1) Selective hydrogen plasma-enhanced crystallization using a SiN cap layer on the -Si : H region to locally prevent the hydrogen-plasma-induced nucleation. 2) Rehydrogenation of the amorphous region after the 600 C anneal to obtain device quality -Si : H. We have previously reported this basic approach and the material properties of the rehydrogenated amorphous silicon films [11] . In this paper, we present the details of the optimization of the device processing conditions to obtain optimum integrated amorphous and polycrystalline silicon transistor performance.
II. MATERIAL AND DEVICE PROCESSING SEQUENCE
Hydrogenated amorphous silicon ( -Si : H) films of thickness 150 nm were deposited by plasma-enhanced chemical vapor deposition (PECVD) using pure silane on Corning 1737 glass substrates at a substrate temperature of 150 C, 13 hydrogen plasma treatment to seed the subsequent crystallization, patterned layer of SiN was deposited to locally mask the seeding. SiN was used as the masking layer instead of SiO in our earlier work [1] , [2] and the reasons will be discussed in detail in the next section. The SiN was deposited by PECVD at 200 C using 5 sccm of SiH , 50 sccm of NH and 220 sccm of H , at a pressure of 66 Pa, and an rf power density of 0.09 W/cm [12] . The SiN was then patterned by lithography and etched with dilute (1 : 10) hydrofluoric acid. The subsequent rf plasma exposure was done in a parallel plate RIE at room temperature with hydrogen at an rf power density of 0.8 W/cm , pressure of 6.6 Pa and exposure time of 60 min. The rf frequency was 13.56 MHz. The sample was placed on a 125 mm Si wafer during the exposure to minimize aluminum contamination due to aluminum sputtered from the electrode onto the sample surface [2] . All samples were annealed in a furnace at 600 C in N for 3-5 h with the SiN capping selected -Si : H regions so that hydrogen outdiffusion from the amorphous regions is minimized. UV reflectance was done on all samples to monitor the crystallization process. Based on earlier work [13] , the saturation of growth of the reflectance peak at 276 nm is used as an indication of complete crystallization of the sample. The 3-5 h anneal at 600 C is sufficient to convert the areas previously exposed to hydrogen plasma to polycrystalline silicon, while the areas under silicon nitride remained amorphous.
Even though the amorphous regions were capped with SiN during the crystallization anneal, hydrogen content in the film fell to 0.3 at. % from 15 at. % (as measured by integrated infrared absorption at 630 cm ) in the original as-grown film [11] , [14] . This results in many unpassivated dangling bonds in the -Si, so that the resulting film was of poor device quality. The electron field-effect mobility in TFTs with no rehydrogenation was only 0.02 cm /Vs (sample 1, Table II ). Rehydrogenation of the film is therefore essential to improve the TFT performance. This was done by exposing the sample to a hydrogen plasma at rf power of 0.2 W/cm and substrate temperature of 350 C and chamber pressure of 133 Pa for 75 min. Further details on the effect of the rehydrogenation on the material characteristics of the amorphous silicon such as infrared absorption and defect densities has already been reported [11] . Table I summarizes the effect of rehydrogenation on the material characteristics of the amorphous silicon films.
The process flow for the TFT fabrication is shown in Fig. 1 . The process is not self-aligned, and is similar to the invertedstaggered process typically used for -Si : H TFTs in activematrix-liquid-crystal displays. Both the transistors are top-gate (which is unusual for -Si : H TFTs), and share all process steps. The lithography mask used to pattern the nitride layer to mask the seeding plasma is the only difference between the two devices.
After the rehydrogenation step, 50 nm of n microcrystalline ( c-Si : H) silicon was deposited by PECVD using SiH , H and PH , at a pressure of 120 Pa, rf power of 0.3 W/cm , and at a substrate temperature of 340 C [15] [ Fig. 1(a) ]. Device islands were then defined by dry etching in a SF and CCl F plasma at an rf power of 0.3 W/cm and pressure of 13 Pa. Future channel regions were defined by dry etching just the n c-Si : H layer in a separate etching step using a CCl F and . Contact holes were then made to the source and drain regions by etching in dilute HF and aluminum was evaporated and patterned to form the gate, and source and drain contacts [ Fig. 1(d)] . The samples were then annealed at 225 C in forming gas to reduce contact resistance.
III. CRITICAL PROCESS PARAMETERS
Fabrication of the integrated TFTs required the careful optimization of many parameters. The three most important parameters were the following.
1) Deposition temperature of the original PECVD -Si : H, which determines the selective crystallization window. 2) Type of capping layer used during selective plasma exposure and subsequent selective crystallization. 3) Rehydrogenation condition, which is necessary to realize device quality -Si after the high temperature anneal. In addition to optimizing the above process parameters, we also evaluated the impact of thickness of original -Si : H film, temperature of crystallization anneal, type of gate dielectric and post metal hydrogenation. We will refer to sample numbers of Table II in the following discussion.
A. Deposition Temperature of Amorphous Silicon
Selective crystallization is crucial to integration of the -Si : H and poly-Si TFTs. This requires a window between the crystallization times of the seeded regions to that for the covered untreated regions. Maximizing this window helps in improving the quality of the -Si : H TFTs. In our earlier work we found that the growth temperature of -Si : H impacts the crystallization time of the untreated -Si : H films, while crystallization time of the hydrogen-plasma-treated films (seeded regions) showed no dependence on the growth temperature of the -Si : H films [2] . Films deposited at 150 C had the largest crystallization widow of 14 h at 600 C, compared to 8 h at 600 C for the 250 C films. The -Si : H TFTs show improved performance when the -Si : H films are deposited at 150 C (sample 3) instead of 250 C (sample 2), as can be seen in Fig. 2 . Possibly the more porous structure of the -Si : H deposited at 150 C facilitates rehydrogenation, and therefore produces TFTs with of 0.24 cm /Vs instead of 0.01 cm /Vs for the 250 C film. The large difference in mobilities might also be due to larger contact resistance in case of sample 1.
In addition, the poly-Si field-effect mobility was also higher for the 150 C sample compared to the 250 C sample, 9 cm /Vs instead of 3 cm /Vs. The higher hydrogen content for the 150 C sample [2] facilitates nucleation and growth of larger grains [16] , which in turn led to the higher electron field-effect mobility ( ) for the poly-Si TFTs. All the TFTs in this case had SiN as the gate dielectric.
B. Capping Layer for Selective Crystallization
The capping layer must provide a barrier against the hydrogen plasma during seeding, and also serve as a diffusion barrier against hydrogen outdiffusion during the high temperature ( 600 C) anneal when the exposed regions crystallize. Silicon nitride is far superior in these respects to SiO . The normal SiN growth temperature is 300 C or higher, which alters the characteristics of the as-deposited -Si : H film grown at 150 C and reduces its crystallization time from 20 h to 12 h at 600 C. This might be because the hydrogen in the -Si : H begins to out diffuse at a few degrees above the growth temperature [17] . Therefore, the SiN deposition recipe was changed to 200 C, and hydrogen dilution was used during SiN growth to reduce the hydrogen content in the SiN film and make the film denser [12] and hence a better diffusion barrier.
The SiN is also better than SiO in another respect. Regions of -Si : H film covered by the nitride film crystallize slower than those in which the nitride has been removed. The SiN has a larger lattice constant than the -Si : H and is deposited at higher temperature than the -Si : H film (200 versus 150 C).
This results in tensile stress in the thin -Si : H films, which inhibits nucleation during the subsequent crystallization, anneal [18] - [20] . This helps the regions covered by the nitride remain amorphous during the high temperature annealing, thereby increasing the selective crystallization window. All samples shown in Table I had SiN capping layer on the amorphous regions during the selective crystallization anneal.
C. Rehydrogenation Condition
Though SiN is used as a capping layer during the crystallization process, extensive hydrogen outdiffusion still does occur [11] , [14] . The TFTs fabricated in -Si directly after the crystallization anneal, without any rehydrogenation (sample 1), have poor mobilities of 0.02 cm /Vs, while the poly-Si TFTs have mobilities of 7 cm /Vs. Rehydrogenation is therefore required to passivate the dangling bonds in the amorphous region and thereby improve the electrical characteristics of the film. But rehydrogenation is a double-edged sword, as the hydrogen radicals abstract hydrogen from the -Si : H layer and even etch the amorphous silicon layer by inserting in Si-Si bonds and creating volatile SiH [21] . Therefore, the hydrogen plasma parameters, primarily the RF power and exposure time, have to be adjusted just right, so that the film is sufficiently hydrogenated but not etched. The rehydrogenation is done at low rf power and that the substrate temperature is raised to accelerate the hydrogen diffusion into the bulk of the film.
The original hydrogen plasma treatment to seed the crystallization before the 600 C anneal actually resulted in removal of hydrogen from the surface of the -Si : H film [2] . The hydrogen passivation plasma discussed here, which results in hydrogen being added to the -Si to passivate the dangling bonds, is fundamentally different, in that the pressure is higher and the rf power density is lower, so that the dc self-bias during rehydrogenation is 30 V. The estimated ion energy (from dc self-bias) is 30 eV during the rehydrogenation versus 500 eV during the hydrogen-plasma-seeding treatment. The optimum condition for rehydrogenation was found to be a hydrogen plasma at rf power density of 0.2 W/cm , chamber pressure of 133 Pa, H flow of 50 sccm, substrate temperature of 350 C, and exposure time of 75 min. The effect of rehydrogenation on the materials properties of the annealed -Si : H films has been discussed elsewhere [11] .
For proper hydrogenation, the chamber walls and the electrodes must be properly prepared prior to the rehydrogenation step. Immediately before rehydrogenation, it was necessary to deposit -Si : H on dummy glass slides using the same sample holder as the one to be used for the actual rehydrogenation, to coat the chamber walls and the sample holder with -Si : H film. This was done to minimize etching of -Si : H film during the subsequent rehydrogenation step. During the rehydrogenation step, the -Si : H film deposited on the walls and the electrodes is also etched and thereby the etching of the sample -Si : H film is minimal (loading effect). This dummy coat of -Si : H must be done at low temperatures ( 150 C), as the etch rate of -Si : H during the hydrogen plasma exposure increases if the growth temperature of the -Si : H is lowered and this ensures that the dummy -Si : H film on the chamber walls and electrodes is Table II). preferentially etched and the sample -Si : H is not etched. The dummy coat also helps in conditioning the chamber and making the process invariant to previous history of the chamber. The etching effect of the hydrogen plasma was most severe when the rehydrogenation was done after the active islands were patterned, which reduces the effective area of the -Si film exposed to the plasma (loading effect). Fig. 3(a) shows the effect of rf power (samples 3, 4, and 5) and Fig. 3(b) illustrates the effect of plasma exposure time (samples 6, 7, 8, and 9) on and of the -Si : H TFTs, respectively. Increasing the rehydrogenation time beyond 75 min led to significant etching of the -Si : H film. When the exposure time was increased to 90 min from 75 min, the hydrogen content of the film fell (Fig. 4 ) from 4.4 at. % to 3 at. % (as measured by IR absorption at 630 cm ) with a corresponding reduction in field-effect mobility of the -Si : H TFTs [ Fig. 3(b) ]. High rf power densities ( 0.2 W/cm ) led to etching in spite of all the chamber preparation. When the rf power was too low, the hydrogenation was not efficient, leading to poor field-effect mobility for the -Si : H TFTs.
The poly-Si TFT characteristics were essentially unchanged as rehydrogenation was not a critical step for them. Any change observed in the poly-Si performance when only the rehydrogenation conditions were changed (Table II) probably is due to a variation in the percentage of crystallinity of the film after the 4 h anneal at 600 C.
D. Impact of Other Process Conditions
The OFF currents ( ) of the poly-Si and -Si : H TFTs reduced as the thickness the initial -Si : H layer is reduced from 300 nm to 75 nm (Fig. 5) . However, the mobility of the transistors also degraded for the thinner samples and 150 nm was found to be the optimum thickness (samples 3, 10, and 11).
When the annealing temperature was increased to 625 C from 600 C, -Si : H TFTs mobility increased to 0.7 cm /Vs from 0.5 cm /Vs for samples 12 and 7, respectively, without change in . In fact, the higher temperature anneal led to better performance -Si : H TFTs with field-effect mobility as high as 1.2 cm /Vs (Fig. 6) , which is the highest reported for -Si : H TFTs after a high temperature anneal, when the rehydrogenation time was increased to 75 min (sample 13) from the 60 min (sample 12). However, the field-effect mobilities of the poly-Si TFTs decreased from 15 cm /Vs to 9 cm /Vs for samples 8 and 13, respectively. The optimization of both poly-Si and -Si : H TFTs will require more experiments with time-temperature programs for the crystallization anneal.
Traditionally -Si : H TFTs have been fabricated with bottom gates and SiN gate dielectric to obtain the lowest interface state density. This led to improved and higher [6] . But poly-Si TFTs are fabricated usually with top gates and SiO as the gate dielectric [22] . Hence, a tradeoff is required. We compared SiN and SiO as the gate dielectric in the top gate configuration for both the -Si : H and the poly-Si TFTs. With SiO as the gate dielectric, deposited at 250 C by PECVD, from SiH and N O, and at rf power density of 0.1 W/cm , the poly-Si TFTs had of 14 cm /Vs (sample 8). On the other hand, TFTs with SiN as the gate dielectric, deposited at 300 C by PECVD, using SiH , H and NH , and at a rf power of 0.09 W/cm had of 9 cm /Vs (sample 3). Although the SiO / -Si : H interface state densities are higher than that of the SiN / -Si : H interface [23] , the leakage currents were not significantly increased when SiO was used as the gate dielectric instead of SiN for the -Si : H TFTs. But, the and hence were also higher (0.5-1 cm /Vs compared to 0.2 cm /Vs) with of only 10-50 fA/ m, when SiO was the gate dielectric instead of SiN . Therefore, overall we found SiO to be superior gate dielectric for the fabrication of integrated poly-Si and -Si : H TFTs.
All the transistors were annealed in forming gas (10% H in N ) to reduce the contact resistance between the n c-Si : H source and drain layers and the aluminum prior to current-voltage ( -) measurement. In some cases, for the -Si : H TFTs without optimized rehydrogenation after the selective crystallization, a hydrogenation using a rf hydrogen plasma at rf power of 0.6 W/cm and exposure time of 60 min reduced from 250 fA/ m to 30 fA/ m. But there was no change in of either the poly-Si or the -Si : H TFTs (sample 3). This step however, did not lead to such drastic reduction in of sample 8, which was re-hydrogenated under the optimized conditions as discussed in previously. The implication is that post metal hydrogenation step is essential only if the prior rehydrogenation was incomplete, i.e., not all the dangling bonds in the -Si : H layer were passivated.
IV. OPTIMIZED TFT RESULTS
A complete optimization of all process parameters was not possible, but this section describes our best results to date of the -Si : H TFTs alone, poly-Si TFTs alone, and their integration. The best performance of -Si : H TFTs in this process flow was achieved when the selective crystallization anneal was done at 625 C instead of the usual 600 C. This process yielded -Si : H TFTs with field-effect mobilities as high as 1.2 cm /Vs with ON/OFF current ratio 10 , subthreshold slope of 0.4 V/decade and threshold voltage of 6 V (sample 13, Table II) . However, the field-effect mobility of the poly-Si TFTs was lowered to 9 cm /Vs compared to 14 cm /Vs for the poly-Si TFTs with the 600 C crystallization anneal (sample 8, Table II ).
The best performance for the nonself-aligned poly-Si TFTs was achieved for the process with 600 C-crystallization anneal with SiO as the gate dielectric. The field-effect mobility of these poly-Si TFTs was 14 cm /Vs and the ON/current ratio was 10 (sample 8, Table II ). With the self-aligned process flow discussed elsewhere [24] , for the blanket hydrogen-plasma-treated poly-Si TFTs, higher field-effect mobility and better ON/OFF current ratios of 33 cm /Vs and 10 , and 75 cm /Vs and 10 for low temperature ( 600 C) and high temperature ( 1000 C) processes, respectively, can be achieved. With a laterally-seeded process flow, the performance of the low-temperature TFTs could be improved even further to achieve field-effect mobility as high as 75 cm /Vs and ON/OFF current ratio greater than 10 [24] .
To achieve optimum performance for both poly-Si and -Si : H TFTs with the same process flow, several tradeoffs were required such as, 600 C anneal instead of 625 C anneal, SiO instead of SiN as the gate dielectric, and the use of nonself-aligned process with deposited n c-Si : H for source/drain contacts instead of self-aligned process with ion-implanted source/drain contacts. The optimum conditions for the fabrication of the integrated poly-Si and -Si : H TFTs after selective crystallization by annealing at 600 C are those given for sample 8 in Table II . The in the linear regime were 0.7 and 15 cm /Vs for the -Si : H and poly-Si TFTs, respectively, with SiO as the gate dielectric.
of -Si : H TFT is 10 fA/ m and of the poly-Si TFT is 1 A/ m, with of both types of devices 10 (Fig. 7) . These results compare favorably with work on integrating -Si : H and poly-Si TFTs by laser processing, which resulted in a-Si TFTs with of 0.9 cm /Vs and poly-Si TFTs with of 20 cm /Vs [9] . These -Si : H TFTs also compare favorably with conventional inverted-staggered TFTs, which have of 1 cm /Vs and [6] . A typical result for top-gate -Si : H TFT with SiN as the gate dielectric, is field-effect mobility of 0.4 cm /Vs and ON/OFF current ratio of 10 [25] .
V. CONCLUSION
A masked exposure to a rf hydrogen plasma can be used to spatially control the subsequent crystallization of -Si : H to poly-Si, resulting in polycrystalline silicon and amorphous silicon areas on the same substrate. The selective crystallization effect has been used to fabricate TFTs in both the poly-Si and -Si : H regions in a single layer of silicon for the first time with no laser processing. Careful control of the rehydrogenation process achieved high field-effect mobility in the amorphous silicon after the 600 C-crystallization process. Optimized transistor fabrication produced good TFT characteristics for both the poly-Si and -Si : H TFTs.
APPENDIX EXTRACTION OF ELECTRICAL PARAMETERS
The of Table II in all cases was the minimum value of at V when was scanned from 10 to 20 V.
was the maximum at V. The electron field-effect mobility was calculated from the maximum transconductance value ( ) at V, and threshold voltage was deduced from the intercept of the straight line fit to versus at V. In case of the polysilicon transistors, however, the effect of the source and drain contact resistance cannot be ignored, especially because this is not a self-aligned TFT and the source/drain contacts are not co-planar with the channel. In the linear region ( V) the drain to source current is given by
With contact resistance of and at the drain and source ends, and assuming a symmetric device with , (1) can be rewritten as (ignoring second-order terms) (2) where and is the contact resistance at the source/drain. Equation (2) can be used to perform a least square fit of the data and the values of , , and can be extracted for one device of one channel length. For polysilicon TFTs, was found to be as high as 300 k in some cases for channel width of 200 m, which means that (1) would have resulted in a pessimistic estimate of . Table II lists the values of field-effect mobility for the poly-Si TFTs calculated from (2) . For the -Si : H TFTs, on the other hand, the effect of the source/drain resistance was negligible as the channel conductance and mobilities are much lower than for the poly-Si TFTs.
